

1 -->

I —\>

I —|≥

 $I \longrightarrow$

I ----

I —⊳

GAL20V8

High Performance E²CMOS PLD Generic Array Logic™

IMUX

OL MC

8 OLMO

8

8 OLMO

8 OLMO

8 огис

8 OLMO

8

8 OLMO

OLMO

IMUX

OE _

CLK

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/Q

I/O/O

I/OE

unctional Block Diagram


PROGRAMMABL

AND-ARRAY

Features

- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
- 5 ns Maximum Propagation Delay
- Fmax = 166 MHz
- 4 ns Maximum from Clock Input to Data Output
- UltraMOS[®] Advanced CMOS Technology
- 50% to 75% REDUCTION IN POWER FROM BIPOLAR
 - 75mA Typ Icc on Low Power Device
- 45mA Typ Icc on Quarter Power Device
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
 - Reconfigurable Logic
 - Reprogrammable Cells
 - 100% Tested/100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 - Programmable Output Polarity
 - Also Emulates 24-pin PAL® Devices with Full Function/ Fuse Map/Parametric Compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- APPLICATIONS INCLUDE:
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION
- LEAD-FREE PACKAGE OPTIONS

Pin Configuration



Description

The GAL20V8C, at 5ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20V8 are the PAL architectures listed in the table of the macrocell description section. GAL20V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

1

LATTICE SEMICONDUCTOR CORP

Select devices have been discontinued. See Ordering Information section for product sta

20v8_07



Lead-Free Packaging Commercial Grade Specifications


Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
5	3	4	115	GAL20V8C-5LJN ¹	Lead-Free 28-Lead PLCC
7.5	7	5	115	GAL20V8C-7LJN	Lead-Free 28-Lead PLCC
			115	GAL20V8B-7LPN ¹	Lead-Free 24-Pin Plastic DIP
10	10	7	115	GAL20V8C-10LJN	Lead-Free 28-Lead PLCC
			115	GAL20V8B-10LPN	Lead-Free 24-Pin Plastic DIP
15	12	10	55	GAL20V8B-15QJN	Lead-Free 28-Lead PLCC
			55	GAL20V8B-15QPN	Lead-Free 24-Pin Plastic DIP
			90	GAL20V8B-15LJN	Lead-Free 28-Lead PLCC
			90	GAL20V8B-15LPN	Lead-Free 24-Pin Plastic DIP
25	15	12	55	GAL20V8B-25QJN	Lead-Free 28-Lead PLCC
			55	GAL20V8B-25QPN	Lead-Free 24-Pin Plastic DIP
			90	GAL20V8B-25LJN	Lead-Free 28-Lead PLCC
			90	GAL20V8B-25LPN	Lead-Free 24-Pin Plastic DIP

Industrial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
10	10	7	130	GAL20V8C-10LJNI	Lead-Free 28-Pin Plastic DIP
			130	GAL20V8B-10LPNI ¹	Lead-Free 24-Pin Plastic DIP
15	12	10	130	GAL20V8B-15LJNI	Lead-Free 28-Lead PLCC
			130	GAL20V8B-15LPNI	Lead-Free 24-Pin Plastic DIP
20	13	11	65	GAL20V8B-20QJNI	Lead-Free 28-Lead PLCC
			65	GAL20V8B-20QPNI	Lead-Free 24-Pin Plastic DIP
25	15	12	65	GAL20V8B-25QJNI	Lead-Free 28-Lead PLCC
			65	GAL20V8B-25QPNI	Lead-Free 24-Pin Plastic DIP
			130	GAL20V8B-25LJNI	Lead-Free 28-Lead PLCC
			130	GAL20V8B-25LPNI	Lead-Free 24-Pin Plastic DIP

^{1.} Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Part Number Description





Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: simple, complex, and registered. Details of each of these modes is illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL20V8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL20V8 can emulate. It also shows the OLMC mode under which the devices emulate the PAL architecture.

PAL Architectures Emulated by GAL20V8	GAL20V8 Global OLMC Mode
20R8 20R6	Registered Registered
20R4 20RP8 20RP6	Registered Registered Registered
20RP4 20L8	Registered Complex
20H8 20P8	Complex Complex
14L8 16L6	Simple Simple
18L4 20L2	Simple Simple
14H8 16H6 18H4	Simple Simple Simple
20H2 14P8 16P6	Simple Simple Simple
18P4 20P2	Simple Simple Simple

Compiler Support for OLMC

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In **registered mode** pin 1 and pin 13 (DIP pinout) are permanently

configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 1 and pin 13 become dedicated inputs and use the feedback paths of pin 22 and pin 15 respectively. Because of this feedback path usage, pin 22 and pin 15 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 18 and 19) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

	Registered	Complex	Simple	Auto Mode Select
ABEL	P20V8R	P20V8C	P20V8AS	P20V8
CUPL	G20V8MS	G20V8MA	G20V8AS	G20V8
LOG/iC	GAL20V8_R	GAL20V8_C7	GAL20V8_C8	GAL20V8
OrCAD-PLD	"Registered" ¹	"Complex"1	"Simple"1	GAL20V8A
PLDesigner	P20V8R ²	P20V8C ²	P20V8C ²	P20V8A
TANGO-PLD	G20V8R	G20V8C	G20V8AS ³	G20V8

- 1) Used with Configuration keyword.
- 2) Prior to Version 2.0 support.
- 3) Supported on Version 1.20 or later.



Specifications GAL20V8B

Absolute Maximum Ratings(1)

Supply voltage V _{cc}	–0.5 to +7V
Input voltage applied	–2.5 to V _{CC} +1.0V
Off-state output voltage applied	–2.5 to V _{cc} +1.0V
Storage Temperature	–65 to 150°C
Ambient Temperature with	
Power Applied	–55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

Commercial Devices:

Industrial Devices:

Ambient Temperature (T_A) -40 to 85° C Supply voltage (V_{CC}) with Respect to Ground +4.50 to +5.50V

DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.3	MAX.	UNITS
V IL	Input Low Voltage		Vss – 0.5	_	0.8	V
V IH	Input High Voltage		2.0	_	Vcc+1	V
IIL¹	Input or I/O Low Leakage Current	$0V \le V$ IN $\le V$ IL (MAX.)	_	_	-100	μΑ
Iн	Input or I/O High Leakage Current	3.5 V ≤ V IN ≤ V CC	_	_	10	μΑ
V OL	Output Low Voltage	Iol = MAX. Vin = VIL or VIH	_	_	0.5	V
V OH	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	1	V
I OL	Low Level Output Current		_	_	24	mA
І ОН	High Level Output Current		_	_	-3.2	mA
los ²	Output Short Circuit Current	V cc = 5 V V out = 0.5 V T _A = 25°C	-30	_	-150	mA

COMMERCIAL

Icc	Operating Power	V IL = 0.5V V IH = 3.0V	L -7/-10	_	75	115	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open	L -15/-25	_	75	90	mA
			Q -15/-25	_	45	55	mA

INDUSTRIAL

Icc	Operating Power	V IL = 0.5V V IH = 3.0V	L -10/-15/-25	_	75	130	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open	Q -20/-25	-	45	65	mA

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

³⁾ Typical values are at Vcc = 5V and $T_A = 25$ °C



AC Switching Characteristics

Over Recommended Operating Conditions

				C	OM	СОМ	/ IND	СОМ	/ IND	IN	ID .	СОМ	/ IND	
DADA4	TEST	DESCRIPTION		-	7	-1	0	-1	5	-2	20	-2	5	LINUTO
PARAM.	COND1.	D¹.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	Α	Input or I/O to	8 outputs switching	3	7.5	3	10	3	15	3	20	3	25	ns
		Comb. Output	1 output switching	_	7	_	_	_	_	_	_	_	_	ns
t co	Α	Clock to Output [Delay	2	5	2	7	2	10	2	11	2	12	ns
t cf ²	_	Clock to Feedbac	ck Delay	_	3	_	6	_	8	_	9	_	10	ns
t su	_	Setup Time, Inpu	t or Fdbk before Clk↑	7	_	10	_	12	_	13	_	15	_	ns
t h	_	Hold Time, Input	or Fdbk after Clk↑	0	_	0	_	0	_	0	_	0	_	ns
	А	Maximum Clock External Feedba		83.3	_	58.8	_	45.5	_	41.6	_	37	_	MHz
f max ³	А	Maximum Clock Internal Feedbac		100	_	62.5	_	50	_	45.4	_	40	_	MHz
	А	Maximum Clock No Feedback	Frequency with	100	_	62.5	_	62.5	_	50	_	41.7	_	MHz
t wh	_	Clock Pulse Dura	ation, High	5	_	8	_	8	_	10	_	12	_	ns
twl	_	Clock Pulse Dura	ation, Low	5	_	8	_	8	_	10	_	12	_	ns
t en	В	Input or I/O to Ou	ıtput Enabled	3	9	3	10	_	15	_	18	_	25	ns
	В	OE to Output Ena	abled	2	6	2	10	_	15	_	18	_	20	ns
t dis	С	Input or I/O to Ou	ıtput Disabled	2	9	2	10	_	15	_	18	_	25	ns
	С	OE to Output Dis	abled	1.5	6	1.5	10	_	15	_	18	_	20	ns

¹⁾ Refer to Switching Test Conditions section.

Capacitance (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C _i	Input Capacitance	8 pF		$V_{CC} = 5.0V, V_{I} = 2.0V$
C _{I/O}	I/O Capacitance	8	pF	$V_{CC} = 5.0V, V_{I/O} = 2.0V$


^{*}Characterized but not 100% tested.

²⁾ Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

³⁾ Refer to fmax Descriptions section.




fmax Descriptions




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.




fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

Switching Test Conditions

Input Pulse Levels	GND to 3.0V	
Input Rise and	GAL20V8B	2-3ns 10%-90%
Fall Times	GAL20V8C	1.5ns 10% – 90%
Input Timing Reference	e Levels	1.5V
Output Timing Refere	nce Levels	1.5V
Output Load		See Figure

3-state levels are measured 0.5V from steady-state active level.



*C, INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

GAL20V8B Output Load Conditions (see figure)

Tes	t Condition	R ₁	R ₂	C∟
Α		200Ω	390Ω	50pF
В	Active High	∞	390Ω	50pF
	Active Low	200Ω	390Ω	50pF
С	Active High	∞	390Ω	5pF
	Active Low	200Ω	390Ω	5pF

GAL20V8C Output Load Conditions (see figure)

•		`		
Test Condition		R ₁	R ₂	C∟
Α		200Ω	200Ω	50pF
В	Active High	8	200Ω	50pF
	Active Low	200Ω	200Ω	50pF
С	Active High	∞	200Ω	5pF
	Active Low	200Ω	200Ω	5pF